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Abstract. We discuss a method to fabricate single-electron transistors targeted at high-temperature 
operation. Natural nanostructure in polycrystalline silicon was utilised for charging islands and its 
grain boundaries were modified by a multi-step annealing technique to form grain-boundary 
tunnelling barriers. The effects of oxidation and annealing temperature on individual grain boundary 
properties were investigated using point-contact devices. It is found that low temperature oxidation 
selectively oxidises the grain boundaries but does not affect carrier transport significantly. 
Subsequent annealing increases the grain-boundary tunnelling barrier height and resistance. In 
addition, their distribution is narrowed by optimizing the annealing condition. 
 
Introduction 
 
A single-electron transistor (SET) is a novel device where the on-off states can be formed by a 
single-electron, without any statistical fluctuation in electron number[1,2,3]. To realize practical 
single-electron circuits, it is vital to control tunnelling barrier properties. For example, total tunnel 
resistance (RT) should be less than ~1 GΩ if a single-electron is transferred at 1 GHz at the 
source-to-drain voltage (Vds) of 1 V. In addition, an RT value should be much larger than the 
quantum resistance (h/e
2=26kΩ) to avoid the quantum smearing[2]. Furuta et al. report that an RT 
value > 1 MΩ is required to obtain a large on-off ratio[4]. To suppress a leakage current at room 
temperature (RT), a charging energy (Ec) must be much larger than thermal energy kBT. Saitoh et al. 
indicate that an Ec value greater than 10 kBT (260 meV at RT) is favourable[5]. If a tunnelling 
barrier is made of 1-nm-thick a-SiO2, this condition corresponds to the cross-section area as small 
as 3 nm × 3 nm. Tunnel resistance calculation[6] suggested that we have to fabricate a very thin (< 
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e-mail: tkamiya@msl.titech.ac.jp 0.6 nm) tunnelling barrier if its height is as large as 3 eV, which is expected for the c-Si/a-SiO2 
junction. Figure 1 indicates that a realistic tunnel barrier may be ~ 1 nm in thickness and 0.26-1.2 
eV in height. 
It is not easy to form such small charging islands and thin tunnelling barriers by lithography 
techniques only. A promising idea to overcome these requirements is to use a naturally-formed 
nanostructure in a material, which includes very thin polycrystalline silicon (poly-Si)[7] and 
hydrogenated nanocrystalline silicon[8,9], where crystalline silicon grains work as charging islands 
and GBs work as tunnelling barriers. However, in general, the properties of individual GBs vary 
significantly, and it is difficult to control GB properties to conform the above guidelines. 
This article discusses a method to control GB tunnelling barrier properties in poly-Si. The effects 
of oxidation and thermal annealing on electrical properties of individual GBs were examined using 
nanometre-scale point-contact (PC) devices. We propose a multi-step annealing technique, which is 
consisted of two or more oxidation and subsequent annealing processes. This technique can separate 
the incorporation of oxygen in GBs and the modification of their properties temporary, providing 
better controllability for GB properties.   
 
Experimental 
 
Our poly-Si film was prepared by solid-phase-crystallization of a 50-nm-thick amorphous silicon 
at 850 
oC for 30 min[4]. The films were doped n type to 10
20 / cm
3 using phosphorus 
ion-implantation. Transmission electron microscopy (TEM) indicated that the grains were columnar 
with lateral sizes from 20 nm to 150 nm. PC structures (30 nm wide and 40 nm long) with double 
side-gates were fabricated to investigate the local carrier transport properties (Fig. 2). The PC 
structures were defined by electron-beam lithography in PMMA resist, followed by 
reactive-ion-etching in a 1:1 plasma of SiCl4 and CF4[10]. 
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Fig.1: Tunnel resistance as a function of      Fig.2: Scanning-electron microscope images of a   
barrier  height.  Cross-section  area  is       PC device. Channel size is 30 nm wide and 40 nm   
3nm x 3nm, carrier density is 10
20 /cm
3,   long. 
and barrier thickness is 1 nm. 
 
 As-prepared, oxidised, or oxidised and subsequently thermally annealed (designated as 
‘oxidised&annealed’) PCs were investigated. The thermal treatments were performed after the 
fabrication of the PC structures. The oxidation was performed in a dry O2 ambient at 650 
oC – 750 
oC for 1 hr, or at 1000 
oC for 15 min. All the samples were dipped in a HF solution before oxidation. 
The annealing was performed in an argon ambient at 1000 
oC for 15 min after the oxidation. The 
electrical characteristics were measured at 25 K - 300 K to extract activation energy (Ea) and RT 
values. 
 
Results and Discussion 
 
We found that 30% of as-prepared PCs exhibited non-linear source-to-drain current-voltage 
(Ids-Vds) characteristics while rest PCs exhibited linear characteristics in the whole temperature 
range from 25 K to 300 K. Figures 3(a) show the Ids-Vds characteristics of a typical as-prepared PC 
that exhibits non-linear characteristics. The Ids-Vds characteristics agree well with a thermiomic 
emission model, expressed as eq. (1)[11], if temperature is greater than 120 K. 
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, where q denotes a carrier charge, m* an effective mass, kB the Boltzmann constant, VB a barrier 
height,  T temperature, n number of grain boundaries, and V an applied voltage. At lower 
temperatures, we can see a significant deviation between the data measured and fitted (see data 
measured at 25 K). As the conductivity is almost independent of temperature in this low 
temperature range (Fig. 3(c)) and the poly-Si film is heavily doped, we attribute the carrier transport 
mechanism to tunnelling. 
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Fig.3:  Ids-Vds characteristics of as-prepared (a) and oxidised (b) PCs. Oxidation condition was 
1000
oC for 15 min. Circles show measured data and solid lines show simulation results fitted to eq. 
(1). Measurement temperatures are indicated. Figure (c) shows the temperature dependence of the 
device conductivity. 
 
The Ids-Vds characteristics of the PCs oxidised at 1000
oC also exhibit deviation from eq. (1) at low 
temperatures less than 260 K (Fig. 3(b)). As we did not observe single-electron charging effects in 
these devices at > 25 K and the device conductance does not depend on temperature (Fig. 3(c)), this 
deviation may be attributed to the tunnel conduction through oxidised tunnelling barriers. In contrast, carrier transport can be explained by the thermiomic emission at > 260 K. The transition 
temperature tends to be larger for the oxidised PCs than for the as-prepared PCs, probably because 
the oxidised tunnelling barrier has higher potential barrier. 
Some oxidised PCs exhibit single-electron charging effects at 4.2 K. The Ids-Vds characteristics 
has zero-current region at low Vds and is modulated periodically by a gate bias (Vgs) (Fig. 4(a)), 
which are the characteristics of single-electron charging phenomena[2]. It is further confirmed from 
the source-to-drain conductance oscillation observed in the Ids-Vgs sweep (Fig. 4(b)). We found that 
the charging island is made of crystalline grains covered by an oxide GB barrier[4]. 
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Fig.4: Single-electron charging effects in an oxidised PC measured at 4.2 K. (a) Ids-Vds 
characteristics at Vgs ranging from -0.5 V to 0.5 V, and (b) Ids-Vgs characteristics at Vds ranging from 
-5 to -50 mV. Oxidation was performed at 1000
oC for 15 min. 
 
Equation (1) indicates that we can extract GB potential barrier height (VB) as an activation energy 
(Ea) estimated from the slope of the conductivity in the temperature range where carrier transport is 
controlled by the thermiomic emission. The Ea value distributes in the range from 6 meV to 20 meV 
for as-deposited PCs. It is increased to 40-170 meV by the oxidation at 1000
oC. We should notice 
that the typical Ea values in the oxidised PCs, < 60 meV, are too low for a c-Si/a-SiO2 junction. In 
addition, such low barriers do not conform our guideline described in introduction. 
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Fig.5: (a,b) Ids-Vds characteristics of two typical PCs for as-prepared, oxidised at 650
oC, and 
oxidised&annealing devices, measured at 25 K. (c) shows the temperature dependence of the device 
conductivity. 
 
Therefore, we surveyed the effects of oxidation and annealing temperature on the electrical 
properties of PCs. If we oxidise PCs at 650
oC, the device conductance is decreased slightly (Fig. 
5(a,b)), which can be understood simply that the poly-Si film thickness is reduced by the oxidation of the superficial silicon layer. In contrast, if the oxidised PCs were annealed at 1000
oC, all the PCs 
exhibit strong non-linear characteristics especially at 25 K. Figure 5(c) shows more clearly that the 
device conductance is not affected largely by the simple oxidation at 650
oC, while it is significantly 
reduced by the thermal annealing. We can estimate the RT value from the device resistance at a 
temperature where the carrier transport is controlled by the tunnelling. Comparing Figs. 3(c) and 
5(c), we can see that larger RT values are obtained for the 650
oC-oxidised&annealed PCs than for 
the 1000
oC-oxidised PCs. Note that the Ea and RT values show a wide distribution. 
More advanced multi-step annealing process composed of two-step oxidation and subsequent 
annealing improves the distribution of GB properties (Fig. 6). Here, PCs were first oxidised at 
650
oC for 1hr, followed by oxidation at 750
oC for 1hr. Similar to the 650
oC oxidation case, simple 
oxidation does not change the electrical characteristics largely. In contrast, the device conductivity 
is significantly reduced to ~10
-8 S/cm after the subsequent annealing. It would be noteworthy that 
the distribution of Ea and RT values is much narrower than the above cases. 
-1.5 -1 -0.5 0 0.5 1 1.5 -2000
-1000
0
1000
2000
Source-to-drain voltage / V
S
o
u
c
e
-
t
o
-
d
r
a
i
n
 
c
u
r
r
e
n
t
 
/
 
n
A
as-prepared
oxidised
oxidised&
annealed
(x10000)
(a)
-1.5 -1 -0.5 0 0.5 1 1.5 -1000
-500
0
500
1000
Source-to-drain voltage / V
S
o
u
c
e
-
t
o
-
d
r
a
i
n
 
c
u
r
r
e
n
t
 
/
 
n
A
as-prepared
oxidised
oxidised&
annealed
(x10000)
(b)
0 10 20 30
oxidised 
at 650C/750C
0 10 20 30 10
-8 10
-7 10
-6 10
-5 10
-4 10
-3 10
-2 10
-1 10
0 10
1
1000/T / K
C
o
n
d
u
c
t
i
v
i
t
y
 
/
 
S
/
c
m
as-prepared
0 10 20 30 40
annealed 
at 1000C
(c)
-1  
Fig.6: (a,b) Ids-Vds characteristics of two typical PCs for as-prepared, two-step oxidised at 650
oC and 
750
oC, and oxidised&annealed devices, measured at 25 K. (c) shows the temperature dependence of 
the device conductivity. 
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Fig.7: Single-electron charging effects in an oxidised&annealed poly-Si SET at 4.2 K. (a) Ids-Vds 
characteristics at Vgs ranging from -2 V to 0 V, and (b) Ids-Vgs characteristics at Vds ranging from –44 
mV to –4 mV. The device was first oxidised at 650
oC for 1hr and 750
oC for 1hr, followed by 
thermal annealing at 1000
oC for 15 min. 
 
We examined the mechanism of the modification of the GB properties by the multi-step 
annealing using secondary-ion mass spectroscopy[12]. Simple oxidation diffuses oxygen atoms into 
the GBs together with the formation of a surface oxide. This does not form silicon oxide at the GBs 
with a tunnelling barrier high enough to effect conduction. However, subsequent annealing induces 
local structure reconfiguration in the oxidised GBs as reported in silicon sub-oxide[13], where the 
high-temperature annealing converts some parts of silicon-rich bonding structure Si-Si4-nOn (n<4) to a Si-O4 tetrahedral structure. Thus the oxidised&annealed GBs would be a mixture of Si-O4 and 
silicon-rich structures, which may have moderately high tunnelling barriers if we choose an 
appropriate annealing condition. It was also confirmed that the oxidation at low temperatures such 
as 650
oC improves the selectivity of GB oxidation because the GB oxygen diffusion proceeds 
relatively faster than the surface oxidation at a lower temperature[12]. 
The PC device subjected to the multi-step annealing exhibits the single-electron charging effects 
(Fig. 7), similar to the PC oxidised at 1000
oC in Fig. 4, demonstrating that the electrons are 
confined onto charging islands by the tunnelling barriers thus formed.   
 
Summary 
 
The effects of oxidation and annealing temperature on electrical properties of individual GBs in 
poly-Si were investigated. Low temperature oxidation selectively oxidises the GBs but does not 
affect carrier transport significantly. Subsequent annealing increases the potential barrier height and 
resistance, and narrows their distribution. Single-electron charging effects were observed when PCs 
were subjected to a multi-step annealing, demonstrating the formation of tunnelling barriers. We 
expect that the multi-step annealing technique provides a better way to obtain desirable GB 
properties for poly-Si SETs. 
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